A Pre-Simulation Measure of D.C. Design-for-Testability Fault Diagnosis Quality
نویسندگان
چکیده
Equivalent faults inhibit fault diagnosis by producing indistinguishable test metric measurements. Removal of conditions causing the equivalence in response exhibited by such faults is necessary if fault diagnosis quality is to be improved. As Design-for-Testability methodology aims to deliver a degree of fault diagnosis substantially greater than that obtainable testing unassisted by on-chip test specific hardware, designing a Design-for-Testability scheme with minimal fault equivalence is an issue to be addressed. Presented is a set of simple and inexpensive tests, applied pre-simulation, for identifying catastrophic resistive component faults that cause numerically equivalent d.c. test node responses. Using a biquadratic notch filter modified with a novel Design-for-Testability scheme, we demonstrate that equivalent fault information is a useful initial measure for assessing the potential increase in fault diagnosis quality obtainable with a Design-for-Testability scheme. 1. Fault nomenclature R1: Resistor 1. R1-3: Resistive one-port composed of R1, R2 and R3. R1OC: R1 open circuit. R1SC: R1 short circuit. R1OC R2SC: R1 open circuit and R2 short circuit. R1R2OC: R1 and R2 open circuit. R1-3OC: One-port R1-3 open circuit. R4OC R1-320k: R4 open circuit and R1-3 is 20 kΩ.
منابع مشابه
Switch-Level Fault Coverage Analysis for Switched-Capacitor Systems
An approach to test optimization in switched-capacitor systems based on fault simulation at switch-level is presented in this paper. The advantage of fault simulation at this granularity level is that it facilitates test integration as early as possible in the design of these systems. Due to their mixed-signal nature, both catastrophic and parametric faults must indeed be considered for test op...
متن کاملA Design for Testability Study on a High Performance Automatic Gain Control Circuit
A comprehensive testability study on a commercial automatic gain control circuit is presented which aims to identify design for testability (DfT) modifications to both reduce production test cost and improve test quality. A fault simulation strategy based on layout extracted faults has been used to support the study. The paper proposes a number of DfT modifications at the layout, schematic and ...
متن کاملDesign for Testability I: from Full Scan to Partial Scan
As can be seen in Figure 6.1, there is a stage called test development where it basically consists of three activities; test generation, fault simulation and design for testability implementation. Test generation is a method of generating an input sequence that can distinguish between good chip and defective chip when the input sequence (test sequence) is applied to the chip using a tester. Fau...
متن کاملResearch on k-fault diagnosis and testability in analog circuit
Fault diagnosis is very important for development and maintenance of safe and reliable electronic circuits and systems. Many k-fault diagnosis methods were put forward such as branch method, node method, loop method, mesh method, cut set method. But the tolerance effect as well as non-linear problems exist and are difficult to deal with. A fault diagnosis method for analog circuit is proposed i...
متن کاملFault Diagnosis in Mixed-Signal Low Testability System
This paper describes a new approach for fault diagnosis of analog multi-phenomenon systems with low testability. The developed algorithms include identification of ambiguity groups, fault diagnosis methodology and solving low testability equations. Our aim is to identify a minimum number of faulty parameters that satisfy fault equations called a minimum form solution. An algorithm to find a min...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000